Also you can create 2 output clock if you get one signal before left "not" and after left "note". It would be helpful sometimes. For example i used it in fibonacci sequence calculating, when i needed to rewrite result in another register per tick.
