Inputs go into NAND(A) then the Output of NAND(A) goes into NAND(B) lastly the Output of NAND(B) goes into the Output and that gives you an AND gate.